Abstract: Flip-chip interconnect electronic package boards have been assembled, underlilled, non-destructively evaluated and subsequently subjected to extreme temperature thermal cycling to assess the reliability of this advanced packaging interconnect technology for future deep space, long-term, extreme temperature missions. ill this very preliminary study, the employed temperature range covers military specifications (-5SoC to 100°C), extreme cold Martian (-120°C to 115°C) and asteroid Nereus (-180°C to 25°C) environments. The resistance of daisy-chained, flip-chip interconnects were measured at room temperature and at various intervals as a function of extreme temperature thermal cycling. Electrical resistance measurements are reported and the tests to date have not shown significant change in resistance as a function of extreme temperature thermal cycling. However, the change in interconnect resistance becomes more noticeable with increasing number of thennal cycles. Further research work has been carried out to understand the reliability of flip-chip interconnect packages under extreme temperature applications (-190 0 C to 85 o C) via continuously monitoring the daisy chain resistance. Adaptation of suitable diagnostic techniques to identify the failure mechanisms is in progress. This presentation will describe the experimental test results of flip-chip testing under extreme temperatures.
IntrOduction: Flip-chip interconnect technology is an advanced electrical interconnection approach where the silicon die or chip is electrically connected face down to the substrate by reflowing solder bumps on area-array metallized terminals on the die to matching footprints of solder-wettable pads on the chosen substrate. This advanced flip-chip interconnect technology will significantly improve the performance of high-speed systems, the productivity enhancement over manual wire bonding, self alignment during die joining, low lead inductances, and reduced need for precious attachment of metals, etc. The failure mechanisms of advanced flip-chip interconnects are dependent on the structures and materials of ball limiting metallurgy (BLM) associated with the die and top surface metallurgy associated with the substrate and the solder joint and solder reflow temperature, and the solder materials. The most predominant failure mechanisms are solder joint fatigue, interdiffusion, creep, underfill delamination, and electrochemical corrosion. Any thennal expansion co-efficient mismatches between the silicon die, underfill (with filler and without filler) and the substrate causes shear displacement at each solder joint interconnect, which may lead to 10w-eyc1e thennal fatigue failure during thennal or power cycling. Reliability may be significantly increased by matching/tailoring the coefficient of thermal expansion (CTE) of the substrate material and the silicon die or chip and also the underfill materials. The CTE is defined as change in length of the material per degree centigrade often expressed in parts per millionfC or ppmf'C. The key contributing factors to solder joint fatigue failure are interdiffusion at the chip/solder and substrate/solder interfaces, the solder material, dimensions of the contact area, and CTE of the die and substrate, and finally the environment where they are going to be employed or used. Growth of intermetallics occurs due to interdiffusion processes lead to chemical, physical, and microstructural changes via dissolution of base metals into the solder and their precipitation into the solder, which probably weaken the strength of the materials at the interface. Intermetallics may possibly reduce the fatigue life ofthe solder joints in the flip-chip advanced interconnect electronic packages. [1] [2] [3] [4] [5] The use of underfill materials is necessary with flip-chip interconnect technology to redistribute stresses due to mismatching coefficient of thermal expansions between dissimilar materials in the over all assembly. Underfills are in general being formulated using organic polymers and possibly with inorganic filler materials. There are a few ways to apply the underfills with flipchip technology. Traditional capillary flow underfill materials now possess high flow speed and reduced time to cure, they still require additional processing steps beyond the typical surface mount technology (SMT) assembly process. The use of newly developed no-flow fluxing underlills provides a means of reducing the processing steps employed in the traditional capillary flow methods to enhance SMT compatibility notably. The eventual goal of each process step and the entire process is to produce components with 100% interconnect and satisfying the reliability requirements. [6] [7] [8] [9] [10] NASA's long duration deep space missions, severe launch operations, etc., demand highly sIlOek resistant electronic device and package reliability. Underfill materials, in general, may possibly meet demanding end use requirements such as low warpage, low stress, fine pitch, high reliability and high adhesion.
Underfill materials: The advanced flip-chip interconnect solder joints are generally referred to as controlled collapse chip connections (C4), which have exhibited remarkable reliability observed by International Business Machines (IBM). [11] The improvement of C4 reliability has been achieved by filling the gap between silicon chip and the substrate material or board material using a suitable polymer material. These polymers are called as underfill materials. Underfill is an organic material or a polymeric material that may be mixed/filled with inorganic material (ex. fused silica, etc.), which will be used to fill the space between the die and the substrate. Fused silica is a suitable candidate filler material due to its compatibility with silicon die, coefficient of thennal expansion, chemically inert/corrosion resistant, thermally conducting, and also its favorable dielectric properties. The filler provides the strength in the composite polymer, and the resin bonds the die and the substrate. [8] Paralynes, silicones, silica filled epoxy resins may be used as underfills. [12] [13] [14] [15] These underfills may be tailored to a desired glass transition temperature, elastic modulus, and coefficient of thermal expansion (eTE) match to the solder materials. The improvement was attributed to enhancing the chip constraint, matching the elastic modulus to the solder, and the solder essentially sealed from the ambient or the environment. Underfilling of advanced flip-chips is now widespread in a variety of applications in commercial industries. The possible drawback of this technology is non-reworkability of the underfill materials. [1 ] The reliability studies using underfills were reported in the literature in a temperature range of -50°C to 150°C, which resulted in an increase of reliability by one to two orders of magnitude. [9] Thermal shock of the flip-chip test artic1eswere designed to induce failures at the interconnect sites (-400C to 1000C). [1] The study on the reliability of flip chips using underfills in the extreme temperature region is of significant use for space applications. This technology is considered as an enabling technology for future space applications. Therefore, this study has been under taken to assess the reliability of advanced flip-chip interconnect technologies with underfill polymerics/composities under extreme temperatures.
Testing for overstress interconnect fracture: Several tests may be employed to assess the advanced flip-chip interconnect technology designs based on the potential failure mechanisms. The key failure mechanism addressed in thermal cycling is bond fracture or interfacial deadhesion due to overstress at the interfaces of die/solder and solder/substrate. The temperature cycling may result in a thermal fatigue of the solder bump and interdiffusion at the die/solder or substrate/solder interface. The stress depends on the magnitude ofthe temperature either on the high temperature side or low temperature side, rate of temperature change, and range (Delta T: AT) of temperature and also CTE of the materials combination. High rate of change of temperature (Change in temperature/minute) could lead to thennal shock of the advanced flipchip interconnect packages. Therefore, low rate of change of temperature (SOC/minute) has been employed in this study. [16, 17] Flip-Chip Test Boards: With an increasing number ofinputloutput (IIOs) on integrated circuits (IC) and accompanying requirements for high perfOlmance, flip-chip type components have become a compelling technology to be pursued, characterized, and employed. NASA could be one of the users, especially in the context of wide extreme temperature ranges towards deep space and long term missions to enhance the electronic package reliability and subsequently to enhance the mission assurance of the respective project. Test chips on the board are daisy chained for electrical resistance continuity monitoring purposes. Figure 1 show the optical photographs of the FB250 and FBSOO test boards: High temperature FR4 (Glass transition temperature, T g = 176°C) 0.031" thickness, copper conductor, Taiyo PSR-400 solder mask, FB2S0 board (10: 250 x 250 miesites, pitch 18 mil, minimum line 6 mil, and maximum space 12 mil), and FB500 board (10: 500 x SOO mil 2 sites, pitch 18 mil, minimum line 6 mil, and maximum space 12 mil). Glass transition temperature is defined as a phase transition that occurs at a specific temperature in hardened polymer from the hard glassy state to the robbery state. Most materials have lower strength and exhibit a higher coefficient of thennal expansion above the glass transition temperature.
Temperature profile: Figure 2 shows the temperature profiles employed in this preliminary study to perfonn the extreme temperature thermal cycling of the daisy chained FB250 and FB500 flip-chip interconnect test boards. Figure 1 was measured as a function of thermal cycling performed in various temperature ranges as described above in the temperature profile section. The schematic of temperature profiles are described in figure 2. Dwell time was maintained for 10 minutes on cold side and for 4S minutes on the hot side of the temperature profile. The ramp rate of SOC/minute was used in this study. [16] Figures 3 to 6 show the experimental electrical resistance test data of daisy chains in FB250 and FB500 flip chip boards, which was measured at room temperature after various intervals of thermal cycling. In this experimental test data resistance was not monitored during the thermal cycling. The test on monitoring the resistance while thermal cycling is performed will be conducted in the future studies. The tests performed in this report do not provide the clues for any intermittent failure (instantaneous failure) that usually occurs under thermal cycling particularly at the solder joints such as chip/solder and board or substrate/solder interfaces during extreme temperature thermal cycling. Intermittent failures such as open circuits or very high resistance may be revealed if continuous resistance monitoring is performed while such failures will not be detected if the resistance measurements are made at room temperature. This may lead to poor understanding of the flip chip reliability. However, the present studies at least provide the physical integrity of the chip, underfill, and the substrate via appropriate diagnostic techniques. Recently, we have performed thermal cycling tests and continuously monitored the daisy chain resistance. We have observed very interesting results, which will be presented at the workshop. (Figure 13) X-ray imaging and surface acoustic microscopy: This work will be performed shortly to identify the failures in the advanced flip-chip interconnects as a function of thermal cycling in various extreme temperature ranges. Electrical test results show that there is not a significant change in resistance as a function of conventional and extreme temperature thermal cycling. Failures were observed in recent flip chip testing under extreme temperature thermal cycling. (Figure 13 )
Bare chip inspection prior to thermal cycling: The nondestructive X-Ray image of one of the flip chips on the test board is shown in Figure 7 . They are the image of two opposite comer at the same magnification, which shows non-uniform solder bumping.
Solder wetting after reflow: Kester 6502 tacky flux with a shim of35~m thickness was used for this to build. The X-ray image of solder joint after reflow is shown in Figure 8 . They are also the image of two opposite corner at the same magnification, which show different wetting result. The cross section images of the two adjacent edge corresponding to Figure 8 (b) are shown in Figure 9 .
UnderrIll: The parameters for underfill process are shown in Table L The CSAM images were obtained after underfill cure. One out of forty chips was found with void, which is shown in Figure 10 . The middle line pattern with one-third length of the edge was used for dispensing. 
FB250 Flip Chip Board
Solder wetting after reflow: Kester 6502 tacky flux with a shim of 35,..,m thickness was used to build. The nondestructive X-Ray image of solder joint after reflow is shown in Figure 11 . It shows good wetting by viewing the shape of solder joint.
Under.fill: The parameters for underfill process are shown in Table 2 . The CSAM images were obtained after underfill cure. Four out of seventy chips were found with void, which are shown in Figure 12 . The middle line pattern with one-third length of the edge was used for dispensing. Conclusions: Advanced packaging intercollllect technology such as flip-chip interconnect test boards (FB250 and FB500) have been subjected to various extreme temperature ranges that cover military specifications and extreme Mars and an asteroid (Nereus) environments. Higher the number ofthennal cycles the change in resistance of the daisy chained flip chip interconnects was measured as a function of increasing number of thennal cycles. No catastrophic failures were observed yet even after 481 extreme temperature thermal cycles as per electrical resistance measurements and repeated the test for 311 thermal cycles to corroborate the test result. Process qualification and assembly is required to optimize the flip-chip assembly, [16, 17] which is very clear from the x-ray and C-SAM studies. X-Ray and C-SAM studies have not been made after thermal cycling, which will be done shortly as the funds available. Failures were observed in FB500 board electrical based on resistance measurements during extreme temperature thermal cycling after 322 thennal cycles ( Figure 13 ). 
